SIST EN IEC 60747-15:2025

SLOVENSKI STANDARD
01-januar-2025
Polprevodniški elementi - 15. del: Diskretni elementi - Izolirani močnostni
polprevodniški elementi (IEC 60747-15:2024)
Semiconductor devices - Part 15: Discrete devices - Isolated power semiconductor
devices (IEC 60747-15:2024)
Halbleiterbauelemente - Einzel-Halbleiterbauelemente - Teil 15: Isolierte
Leistungshalbleiter (IEC 60747-15:2024)
Dispositifs à semiconducteurs - Partie 15: Dispositifs discrets - Dispositifs de puissance à
semiconducteurs isolés (IEC 60747-15:2024)
Ta slovenski standard je istoveten z: EN IEC 60747-15:2024
ICS:
31.080.01 Polprevodniški elementi Semiconductor devices in
(naprave) na splošno general
2003-01.Slovenski inštitut za standardizacijo. Razmnoževanje celote ali delov tega standarda ni dovoljeno.

EUROPEAN STANDARD EN IEC 60747-15

NORME EUROPÉENNE
EUROPÄISCHE NORM November 2024
ICS 31.080.99 Supersedes EN 60747-15:2012
English Version
Semiconductor devices - Part 15: Discrete devices - Isolated
power semiconductor devices
(IEC 60747-15:2024)
Dispositifs à semiconducteurs - Partie 15: Dispositifs Halbleiterbauelemente - Einzel-Halbleiterbauelemente - Teil
discrets - Dispositifs de puissance à semiconducteurs isolés 15: Isolierte Leistungshalbleiter
(IEC 60747-15:2024) (IEC 60747-15:2024)
This European Standard was approved by CENELEC on 2024-11-26. CENELEC members are bound to comply with the CEN/CENELEC
Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.
Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC
Management Centre or to any CENELEC member.
This European Standard exists in three official versions (English, French, German). A version in any other language made by translation
under the responsibility of a CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the
same status as the official versions.
CENELEC members are the national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, the Czech Republic,
Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, the
Netherlands, Norway, Poland, Portugal, Republic of North Macedonia, Romania, Serbia, Slovakia, Slovenia, Spain, Sweden, Switzerland,
Türkiye and the United Kingdom.

European Committee for Electrotechnical Standardization
Comité Européen de Normalisation Electrotechnique
Europäisches Komitee für Elektrotechnische Normung
CEN-CENELEC Management Centre: Rue de la Science 23, B-1040 Brussels
© 2024 CENELEC All rights of exploitation in any form and by any means reserved worldwide for CENELEC Members.
Ref. No. EN IEC 60747-15:2024 E

European foreword
The text of document 47E/832/FDIS, future edition 3 of IEC 60747-15, prepared by SC 47E "Discrete
semiconductor devices" of IEC/TC 47 "Semiconductor devices" was submitted to the IEC-CENELEC
parallel vote and approved by CENELEC as EN IEC 60747-15:2024.
The following dates are fixed:
• latest date by which the document has to be implemented at national (dop) 2025-11-30
level by publication of an identical national standard or by endorsement
• latest date by which the national standards conflicting with the (dow) 2027-11-30
document have to be withdrawn
This document supersedes EN 60747-15:2012 and all of its amendments and corrigenda (if any).
Attention is drawn to the possibility that some of the elements of this document may be the subject of
patent rights. CENELEC shall not be held responsible for identifying any or all such patent rights.
Any feedback and questions on this document should be directed to the users’ national committee. A
complete listing of these bodies can be found on the CENELEC website.
Endorsement notice
The text of the International Standard IEC 60747-15:2024 was approved by CENELEC as a European
Standard without any modification.
In the official version, for Bibliography, the following notes have to be added for the standard indicated:
IEC 60112:2020 NOTE Approved as EN IEC 60112:2020 (not modified)
IEC 61287-1:2014 NOTE Approved as EN 61287-1:2014 (not modified)
IEC 62368-1:2018 NOTE Approved as EN IEC 62368-1:2020 (not modified) +A11:2020
IEC 62477-1:2022 NOTE Approved as EN IEC 62477-1:2023 (not modified)
Annex ZA
(normative)
Normative references to international publications
with their corresponding European publications
The following documents are referred to in the text in such a way that some or all of their content
constitutes requirements of this document. For dated references, only the edition cited applies. For
undated references, the latest edition of the referenced document (including any amendments)
applies.
NOTE 1 Where an International Publication has been modified by common modifications, indicated by (mod), the
relevant EN/HD applies.
NOTE 2 Up-to-date information on the latest versions of the European Standards listed in this annex is available
here: www.cencenelec.eu.
Publication Year Title EN/HD Year
IEC 60068-2-1 2007 Environmental testing - Part 2-1: Tests - EN 60068-2-1 2001
Test A: Cold
IEC 60270 2000 High-voltage test techniques - Partial EN 60270 2001
discharge measurements
+ A1 2015  + A1 2016
IEC 60664-1 2020 Insulation coordination for equipment EN IEC 60664-1 2020
within low-voltage supply systems - Part 1:
Principles, requirements and tests
IEC 60721-3-3 2019 Classification of environmental conditions - EN IEC 60721-3-3 2019
Part 3-3: Classification of groups of
environmental parameters and their
severities - Stationary use at weather
protected locations
IEC 60747-1 2006 Semiconductor devices - Part 1: General - -
+ A1 2010  - -
IEC 60747-2 2016 Semiconductor devices - Discrete devices - -
and integrated circuits - Part 2: Rectifier
diodes
IEC 60747-6 2016 Semi conductor devices - Part 6: Thyristors - -
IEC 60747-7 2019 Semiconductor discrete devices and - -
integrated circuits - Part 7: Bipolar
transistors
IEC 60747-8 2021 Semiconductor devices - Part 8: Field- - -
effect transistors
IEC 60747-9 2019 Semiconductor devices - Discrete devices - - -
Part 9: Insulated-gate bipolar transistors
(IGBTs)
IEC 60748 series Semiconductor devices - Integrated circuits - -
IEC 60749-5 2017 Semiconductor devices - Mechanical and EN 60749-5 2017
climatic test methods - Part 5: Steady-state
temperature humidity bias life test
IEC 60749-6 2017 Semiconductor devices - Mechanical and EN 60749-6 2017
climatic test methods - Part 6: Storage at
high temperature
IEC 60749-10 2002 Semiconductor devices - Mechanical and EN 60749-10 2002
climatic test methods - Part 10: Mechanical
shock
IEC 60749-12 2017 Semiconductor devices - Mechanical and EN IEC 60749-12 2018
climatic test methods - Part 12: Vibration,
variable frequency
IEC 60749-15 2020 Semiconductor devices - Mechanical and EN IEC 60749-15 2020
climatic test methods - Part 15: Resistance
to soldering temperature for through-hole
mounted devices
IEC 60749-21 2011 Semiconductor devices - Mechanical and EN 60749-21 2011
climatic test methods - Part 21:
Solderability
IEC 60749-25 2003 Semiconductor devices - Mechanical and EN 60749-25 2003
climatic test methods - Part 25:
Temperature cycling
IEC 60749-34 2010 Semiconductor devices - Mechanical and EN 60749-34 2010
climatic test methods - Part 34: Power
cycling
IEC 60747-15 ®
Edition 3.0 2024-10
INTERNATIONAL
STANDARD
NORME
INTERNATIONALE
Semiconductor devices –
Part 15: Discrete devices – Isolated power semiconductor devices

Dispositifs à semiconducteurs –

Partie 15: Dispositifs discrets – Dispositifs de puissance à semiconducteurs

isolés
INTERNATIONAL
ELECTROTECHNICAL
COMMISSION
COMMISSION
ELECTROTECHNIQUE
INTERNATIONALE
ICS 31.080.99  ISBN 978-2-8322-9789-6

– 2 – IEC 60747-15:2024 © IEC 2024
CONTENTS
FOREWORD . 5
1 Scope . 7
2 Normative references . 7
3 Terms and definitions . 8
4 Letter symbols . 9
4.1 General . 9
4.2 Additional subscripts/symbols . 9
4.3 List of letter symbols . 9
4.3.1 Voltages and currents . 9
4.3.2 Mechanical symbols . 10
4.3.3 Other symbols . 10
5 Essential ratings (limiting values) and characteristics . 10
5.1 General . 10
5.2 Ratings (limiting values) . 10
5.2.1 Isolation voltage or isolation test voltage (V ) . 10
isol
5.2.2 Peak case non-rupture current (where appropriate) . 10
5.2.3 Terminal current (I ) (where appropriate) . 10
tRMS
5.2.4 Temperatures . 11
5.2.5 Mechanical ratings . 11
5.2.6 Climatic ratings (where appropriate) . 11
5.3 Characteristics . 12
5.3.1 Mechanical characteristics . 12
5.3.2 Parasitic inductance (L ). 12
p
5.3.3 Parasitic capacitances (C ) . 12
p
5.3.4 Partial discharge inception voltage (V or V ) (where appropriate) . 12
iM i(RMS)
5.3.5 Partial discharge extinction voltage (V or V ) (where

eM e(RMS)
appropriate) . 12
5.3.6 Thermal resistances . 12
5.3.7 Transient thermal impedance (Z ) . 13
th
6 Measurement methods . 13
6.1 Verification of isolation voltage rating . 13
6.1.1 Verification of isolation voltage rating between terminals and base plate
(V ) . 13
isol
6.1.2 Verification of isolation voltage rating between temperature sensor and
terminals (V ) . 15
isol1
6.2 Methods of measurement . 15
6.2.1 Partial discharge inception and extinction voltages (V ) (V ) . 15
i e
6.2.2 Parasitic inductance (L ). 15
p
6.2.3 Parasitic capacitance terminal to case (C ) . 17
p
6.2.4 Thermal characteristics . 18
7 Acceptance and reliability . 21
7.1 General requirements . 21
7.2 List of endurance tests . 21
7.3 Acceptance defining criteria . 21
7.4 Type tests and routine tests . 22

IEC 60747-15:2024 © IEC 2024 – 3 –
7.4.1 Type tests . 22
7.4.2 Routine tests . 23
Annex A (informative) Test method of peak case non-rupture current . 24
A.1 Purpose . 24
A.2 Circuit diagram . 24
A.3 Test procedure . 26
A.4 Post test measurements and criteria . 26
A.5 Specified conditions . 26
Annex B (informative) Measuring method of the thickness of thermal compound paste . 27
B.1 General . 27
B.2 Measuring method . 27
Annex C (informative) Intelligent power semiconductor modules (IPMs) . 28
C.1 General . 28
C.2 Control terminals of IPM . 28
C.3 Essential ratings (limiting value) and characteristics . 29
C.3.1 General . 29
C.3.2 Ratings (limiting value) and testing method . 29
C.3.3 Characteristics and measuring method . 34
Bibliography . 57

Figure 1 – Basic circuit diagram for isolation breakdown withstand voltage test ("high
pot test") with V . 14
isol
Figure 2 – Basic circuit diagram for isolation voltage test between temperature sensor
and terminals (V ). 15
isol1
Figure 3 – Circuit diagram for measurement of parasitic inductances (L ) . 16
p
Figure 4 – Wave forms . 17
Figure 5 – Circuit diagram for measurement of parasitic capacitance (C ) . 18
p
Figure 6 – Cross-section of an isolated power device with reference points for
temperature measurement of T and T . 19
c s
Figure A.1 – Circuit diagram for test of peak case non-rupture current . 25
Figure B.1 – Example of a measuring gauge for a layer of thermal compound paste of
a thickness between 5 µm and 150 µm . 27
Figure C.1 – Example of internal circuit configuration block diagram of IPM . 28
Figure C.2 – Testing circuit for supply voltage, input voltage / input signal voltage, and
fault output voltage / alarm signal voltage . 30
Figure C.3 – Testing circuit for fault output current / alarm signal current . 31
Figure C.4 – Testing circuit for main circuit DC bus voltage at short circuit . 33
Figure C.5 – Waveforms of short circuit protection function . 34
Figure C.6 – Measurement circuit for switching times and switching energy at inductive
load (lower arm device measurement). 35
Figure C.7 – Switching waveforms at inductive load . 36
Figure C.8 – Measurement circuit for control circuit current . 39
Figure C.9 – Measurement circuit for input threshold voltage . 40
Figure C.10 – Measuring circuit for over current protection level/short circuit trip level . 42
Figure C.11 – Waveforms during over current protection / short circuit protection . 43

– 4 – IEC 60747-15:2024 © IEC 2024
Figure C.12 – Measurement circuit for over current protection delay time/Short circuit
current delay time . 45
Figure C.13 – Waveforms of protection delay time during over current protection / short

circuit protection . 46
Figure C.14 – Measurement circuit for over temperature protection and its hysteresis . 48
Figure C.15 – Waveforms during the overheating protection operation and the fault
output . 50
Figure C.16 – Waveforms during the under-voltage protection operation and the fault
output . 51
Figure C.17 – Measurement circuit for fault output current . 52
Figure C.18 – Measurement circuit for common mode noise withstand capability . 54
Figure C.19 – Waveforms during the common mode noise withstand capability
measurement . 55

Table 1 – Endurance tests . 21
Table 2 – Acceptance defining characteristics for endurance and reliability tests . 21
Table 3 – Minimum type and routine tests for isolated power semiconductor devices . 22
Table C.1 – Acceptance defining criteria for the IPM control circuit after rating tests . 34

IEC 60747-15:2024 © IEC 2024 – 5 –
INTERNATIONAL ELECTROTECHNICAL COMMISSION
____________
SEMICONDUCTOR DEVICES –
Part 15: Discrete devices – Isolated power semiconductor devices

FOREWORD
1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising
all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international
co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and
in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports,
Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their
preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with
may participate in this preparatory work. International, governmental and non-governmental organizations liaising
with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for
Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international
consensus of opinion on the relevant subjects since each technical committee has representation from all
interested IEC National Committees.
3) IEC Publications have the form of recommendations for international use and are accepted by IEC National
Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC
Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any
misinterpretation by any end user.
4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications
transparently to the maximum extent possible in their national and regional publications. Any divergence between
any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity
assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any
services carried out by independent certification bodies.
6) All users should ensure that they have the latest edition of this publication.
7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and
members of its technical committees and IEC National Committees for any personal injury, property damage or
other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and
expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC
Publications.
8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is
indispensable for the correct application of this publication.
9) IEC draws attention to the possibility that the implementation of this document may involve the use of (a)
patent(s). IEC takes no position concerning the evidence, validity or applicability of any claimed patent rights in
respect thereof. As of the date of publication of this document, IEC had not received notice of (a) patent(s), which
may be required to implement this document. However, implementers are cautioned that this may not represent
the latest information, which may be obtained from the patent database available at https://patents.iec.ch. IEC
shall not be held responsible for identifying any or all such patent rights.
IEC 60747-15 has been prepared by subcommittee 47E: Discrete semiconductor devices, of
IEC technical committee 47: Semiconductor devices. It is an International Standard.
This third edition cancels and replaces the second edition published in 2010. This edition
constitutes a technical revision.
This edition includes the following significant technical changes with respect to the previous
edition:
a) The intelligent power semiconductor modules (IPM), which was previously excluded from
the first and second edition, is now included in this document (Annex C);
b) The thermal resistance is described for each switch (6.2.4);
c) Added isolation test between temperature sensor and terminals, in case there is an
agreement with the user (6.1.2).

– 6 – IEC 60747-15:2024 © IEC 2024
The text of this International Standard is based on the following documents:
Draft Report on voting
47E/832/FDIS 47E/844/RVD
Full information on the voting for its approval can be found in the report on voting indicated in
the above table.
The language used for the development of this International Standard is English.
This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in
accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available
at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are
described in greater detail at www.iec.ch/publications.
This International Standard is to be used in conjunction with IEC 60747-1:2006 and
Amendment 1: 2010.
A list of all parts in the IEC 60747 series, published under the general title Semiconductor
devices, can be found on the IEC website.
The committee has decided that the contents of this document will remain unchanged until the
stability date indicated on the IEC website under webstore.iec.ch in the data related to the
specific document. At this date, the document will be
• reconfirmed,
• withdrawn, or
• revised.
IEC 60747-15:2024 © IEC 2024 – 7 –
SEMICONDUCTOR DEVICES –
Part 15: Discrete devices – Isolated power semiconductor devices

1 Scope
This part of IEC 60747 gives the requirements for isolated power semiconductor devices. These
requirements are additional to those given in other parts of IEC 60747 for the corresponding
non-isolated power devices and parts of IEC 60748 for ICs.
2 Normative references
The following documents are referred to in the text in such a way that some or all of their content
constitutes requirements of this document. For dated references, only the edition cited applies.
For undated references, the latest edition of the referenced document (including any
amendments) applies.
IEC 60068-2-1:2007, Environmental testing – Part 2-1: Tests – Test A: Cold
IEC 60270:2015, High-voltage test techniques – Partial discharge measurements
IEC 60664-1:2020, Insulation coordination for equipment within low-voltage systems – Part 1:
Principles, requirements and tests
IEC 60721-3-3:2019, Classification of environmental conditions – Part 3-3: Classification of
groups of environmental parameters and their severities – Stationary use at weather protected
locations
IEC 60747-1:2006, Semiconductor devices – Part 1: General
IEC 60747-1:2006/AMD1:2010
IEC 60747-2:2016, Semiconductor devices – Discrete devices and integrated circuits – Part 2:
Rectifier diodes
IEC 60747-6:2016, Semiconductor devices – Part 6: Thyristors
IEC 60747-7:2019, Semiconductor discrete devices and integrated circuits – Part 7: Bipolar
transistors
IEC 60747-8:2021, Semiconductor devices – Part 8: Field-effect transistors
IEC 60747-9:2019, Semiconductor devices – Discrete devices – Part 9: Insulated-gate bipolar
transistors (IGBTs)
IEC 60748 (all parts), Semiconductor devices – Integrated circuits
IEC 60749-5:2017, Semiconductor devices – Mechanical and climatic test methods – Part 5:
Steady-state temperature humidity bias life test
IEC 60749-6:2017, Semiconductor devices – Mechanical and climatic test methods – Part 6:
Storage at high temperature
– 8 – IEC 60747-15:2024 © IEC 2024
IEC 60749-10:2003, Semiconductor devices – Mechanical and climatic test methods – Part 10:
Mechanical shock
IEC 60749-12:2017, Semiconductor devices – Mechanical and climatic test methods – Part 12:
Vibration, variable frequency
IEC 60749-15:2020, Semiconductor devices – Mechanical and climatic test methods – Part 15:
Resistance to soldering temperature for through-hole mounted devices
IEC 60749-21:2011, Semiconductor devices – Mechanical and climatic test methods – Part 21:
Solderability
IEC 60749-25:2003, Semiconductor devices – Mechanical and climatic test methods – Part 25:
Temperature cycling
IEC 60749-34:2010, Semiconductor devices – Mechanical and climatic test methods – Part 34:
Power cycling
3 Terms and definitions
For the purposes of this document, the following terms and definitions apply.
ISO and IEC maintain terminology databases for use in standardization at the following
addresses:
• IEC Electropedia: available at https://www.electropedia.org/
• ISO Online browsing platform: available at https://www.iso.org/obp
3.1
isolated power semiconductor device
semiconductor power device that contains an integral electrical insulator between the cooling
surface or base plate and any isolated circuit elements
3.2
constituent parts of the isolated power semiconductor device
3.2.1
switch
any single component that performs a switching function in an electrical circuit, e.g. diode,
thyristor, MOSFET, etc.
Note 1 to entry: A switch might be a parallel or series connection of several chips with a single functionality.
3.2.2
base plate
part of the package having a cooling surface that transfers the heat from inside to outside
3.2.3
main terminal
terminal having a high potential of the power circuit and carrying the main current
Note 1 to entry: The main terminal can comprise more than one physical connector.
3.2.4
control terminal
terminal having a low current capability for the purpose of control function, to which the external
control signals are applied or from which sensing parameters are taken

IEC 60747-15:2024 © IEC 2024 – 9 –
3.2.4.1
high voltage control terminal
terminal electrically connected to an isolated circuit element, but carrying only low current for
control function
Note 1 to entry: Examples include current shunts and collector sense terminals having the high potential of the
main terminals.
3.2.4.2
low voltage control terminal
terminal having a control function and isolated from the high voltage control terminals
Note 1 to entry: Examples include the terminals of isolated temperature sensors and isolated gate driver inputs,
etc.
3.2.5
insulation layer
integrated part of the device case that insulates any part having high potential from the cooling
surface or external heat sink and any isolated circuit element
3.3
peak case non-rupture current
peak current, which will not lead to a rupture of the package, ejecting plasma and massive
particles under specified conditions
3.4
thermal interface material
heat conducting material between base plate and external heat sink
4 Letter symbols
4.1 General
General letter symbols are defined in Clause 4 of IEC 60747-1:2006.
4.2 Additional subscripts/symbols
p parasitic
t terminal
isol isolation
4.3 List of letter symbols
4.3.1 Voltages and currents
Terminal current I
tRMS
Isolation voltage V
isol
Partial discharge inception voltage V
i
Partial discharge extinction voltage V
e
Isolation leakage current I
isol
– 10 – IEC 60747-15:2024 © IEC 2024
4.3.2 Mechanical symbols
Mounting torque for screws to heat sink M
s
Mounting torque for terminal screws M
t
Mounting force F
Acceleration in all 3 axis (x, y, z) a
Mass m
Flatness of the case (base plate) e
c
Flatness of the heat sink surface e
s
Roughness of the case (base plate) R
Zc
Roughness of the heat sink surface R
Zs
Thickness of thermal interface material (case – heat sink) d
(c-s)
4.3.3 Other symbols
Parasitic inductance, effective between terminals and chips L
p
Parasitic capacitance between terminals and cooling surface (case, base plate, ground) C
p
Lead resistance between terminal x and internal device connection x' r
xx
Terminal temperature T
t
Number of power load cycles until failure of a percentage p of a population of devices N
f;p
5 Essential ratings (limiting values) and characteristics
5.1 General
Isolated power semiconductor devices should be specified as case rated or heat sink rated
devices. The ratings and characteristics should be quoted at a temperature of 25 °C or another
specified elevated temperature. Requirements for multiple devices having a common
encapsulation are described in 5.12 of IEC 60747-1:2006.
5.2 Ratings (limiting values)
5.2.1 Isolation voltage or isolation test voltage (V )
isol
Maximum RMS or DC value between main terminals and high voltage control terminals at one
side and low voltage control terminals (where appropriate) and base plate at the other side for
a specified time.
5.2.2 Peak case non-rupture current (where appropriate)
Maximum value for each main terminal that does not cause the bursting of the case or emission
of plasma and particles.
5.2.3 Terminal current (I ) (where appropriate)
tRMS
Maximum RMS value of the current through the main terminal under specified conditions at
minimum mounting torque M and maximum allowed terminal temperature (T = T or T

t tmax stg tmax
≤ T ).
vjmax
IEC 60747-15:2024 © IEC 2024 – 11 –
5.2.4 Temperatures
5.2.4.1 Solder temperature (T ) (where appropriate)
sold
Maximum solder temperature T during solder process over a specified solder processing
sold
time t .
sold
5.2.4.2 Storage temperature (T )
stg
Minimum and maximum storage temperature.
5.2.5 Mechanical ratings
5.2.5.1 Mounting torque for screws to heat sink (M )
s
Minimum and maximum mounting torque that shall be applied to the fixing screws to the heat
sink.
5.2.5.2 Mounting torque for screws to terminals (M )
t
Minimum and maximum mounting torque that shall be applied to screwed terminals.
5.2.5.3 Mounting force (F)
Minimum and maximum mounting force for pressure mounted devices, fixed by clips, that shall
be applied to the isolated pressure contact device.
5.2.5.4 Terminal pull-out force (F )
t
Maximum force.
5.2.5.5 Acceleration (a)
Maximum value along each axis (x, y, z).
5.2.5.6 Flatness of the heat sink surface (e ) (where appropriate)
s
Maximum deviation from flatness for the heat sink surface over the whole mounting area.
5.2.5.7 Roughness of the heat sink surface (R ) (where appropriate)
Zs
Maximum roughness of the heat sink surface over the whole mounting area.
5.2.6 Climatic ratings (where appropriate)
Limiting values of environmental parameters for the final application as follows:
– ambient temperature;
– humidity;
– speed and pressure of air;
– irradiation by sun and other heat sources;
– mechanical active substances;
– chemically active substances;
– biological issues,
shall be described in classes as specified in IEC 60721-3-3:2019, Table 1.

– 12 – IEC 60747-15:2024 © IEC 2024
5.3 Characteristics
5.3.1 Mechanical characteristics
5.3.1.1 Creepage distance along surface (d )
s
Minimum value of distance along surface of the insulating material of the device between
terminals of different potential and to base plate.
NOTE 1 IEC 60112:2020 (details to comparative tracking index "CTI") and IEC 60664-1:2020, 5.2 apply.
NOTE 2 Air gaps between plastic surface and grounded metal or between terminals of opposite polarity smaller
than 1,0 mm (for pollution degree 2), or 1,5 mm (pollution degree 3) shorten the countable creepage distance
considerably (details see 60664-1:2020, examples). This is essential, if dust, moisture or dirt starts to cover the
surface and increases the leakage current over surface, which might start burning the plastic encapsulation material.
5.3.1.2 Clearance distance in air (d )
a
Minimum value of distance through air between terminals of different potential of the isolated
device and to base plate.
NOTE For details, see IEC 60664-1:2020, 4.6 and 5.1 which show typical examples of various shapes of clearance
distances.
5.3.1.3 Mass (m) of the device
Maximum value excluding accessories (mounting hardware).
5.3.1.4 Flatness of the case (base plate) (e ) (where appropriate)
c
Maximum and minimum allowed deviation from flatness for the base plate and its direction
(convex or concave).
5.3.2 Parasitic inductance (L )
p
Maximum or typical value between the main terminals of each main current path.
5.3.3 Parasitic capacitances (C )
p
Maximum value of parasitic capacitance between the specified main terminal(s) and the cooling
surface.
5.3.4 Partial discharge inception voltage (V or V ) (where appropriate)
iM i(RMS)
Minimum peak value V or RMS value V between the isolated terminals and the base
iM i(RMS)
plate (details, see IEC 60270:2015).
5.3.5 Partial discharge extinction voltage (V or V ) (where appropriate)

eM e(RMS)
Minimum peak value V or RMS value V between the isolated terminals and the base
eM e(RMS)
plate (for details, see IEC 60270:2015).
5.3.6 Thermal resistances
5.3.6.1 Thermal resistance junction to case for case rated devices (R )
th(j-c)X
Maximum value of thermal resistance junction to a specified reference point at the case (base
plate) per switch "X" (for example of the diode (D), thyristor (T), IGBT (I) or MOSFET (M)).

IEC 60747-15:2024 © IEC 2024 – 13 –
5.3.6.2 Thermal resistance case to heat sink (R ) (where appropriate)
th(c-s)
Maximum or typical value of thermal resistance between two specified points at the case and
at the heat sink of the case rated device ("module"), when the case is mounted according to
manufacturer's mounting instructions.
5.3.6.3 Thermal resistance case to heat sink per switch (R )
th(c-s)X
(where appropriate)
Maximum or typical value of thermal resistance between the two specified points of the case
and the heat sink of the switch "X" (for example of the diode (D), thyristor (T), IGBT (I) or
MOSFET (M)) of the isolated case rated devices ("module"), when the case is mounted
according to the manufacturer's mounting instructions.
5.3.6.4 Thermal resistance junction to heat sink for heat sink rated devices (R )
th(j-s)X
Maximum or typical value of thermal resistance junction to a specified point at the heat sink per
switch "X" (for example of the diode (D), thyristor (T), IGBT (I) or MOSFET (M)), when the
device is mounted according to the manufacturer's mounting instructions.
5.3.6.5 Thermal resistance junction to sensor (R ) (where appropriate)
th(j-r)
Value of thermal resistance junction to an integrated temperature sensor when the device is
mounted according to the manufacturer's mounting instructions.
The position of this thermal resistance should be shown in the thermal resistance equivalent
circuit.
5.3.7 Transient thermal impedance (Z )
th
Thermal impedance as a function of the time elapsed after a step change of power dissipation
for each thermal resistance specified in 5.3.6 and shall be specified in one of the following ways.
6 Measurement methods
6.1 Verification of isolation voltage rating
6.1.1 Verification of isolation voltage rating between terminals and base plate (V )
isol
– Purpose
Proof of the ability of the isolated power device to withstand the rated isolation voltage.
– Circuit diagram
See Figure 1.
– 14 – IEC 60747-15:2024 © IEC 2024

Key
DUT device under test
G voltage source with high impedance, capable to supply V
isol
S main switch
V voltmeter for V
isol
A ammeter or current probe for Iisol
H …H high potential terminal
1 n
Figure 1 – Basic circuit diagram for isolation breakdown withstand
voltage test ("high pot test") with V
isol
The voltage source G is capable to supply the isolation voltage V as the AC or DC voltage
isol
with a high internal impedance to limit the possible breakthrough current in case of
breakdown of the DUT.
All main terminals and high voltage control terminals are connected together and connected
to the high potential output terminal H of the voltage source G. The base plate of the DUT,
respectively its metallized cooling surface and all low voltage terminals are connected to
ground potential E. An amperemeter or current probe A is applied to measure the isolation
leakage current.
If there is an agreement with user, perform an isolation test between the temperature sensor
and the terminals (V ) (See 6.1.2).
Isol1
– Test procedure
Switch S is closed and the voltage is slowly raised to the specified value and maintained at
that value for the specified time. The current measured on ammeter A shall not exceed the
specified value. The voltage is then reduced to zero.
– Specified conditions
Specified in IEC 60664-1:2020.
• Ambient or case temperature
• V
isol
• I as maximum test limit
isol
• Test time t, if less than 60 s.

IEC 60747-15:2024 © IEC 2024 – 15 –
6.1.2 Verification of isolation voltage rating between temperature sensor and
terminals (V )
isol1
– Purpose
To verify that the isolation voltage between the temperature sensor and the other terminals
in case the temperature sensor is connected to the base plate potential.
– Circuit diagram
See Figure 2.
Figure 2 – Basic circuit diagram for isolation voltage test
between temperature sensor and terminals (V )

isol1
– Circuit description and requirements, test procedure and specified conditions
Similar as described in 6.1.1, but optionally a lower test voltage V may be specified and
isol1
applied.
6.2 Methods of measurement
6.2.1 Partial discharge inception and extinction voltages (V ) (V )
i e
Between high potential terminals and base plate (where appropriate). See IEC 60270:2015 and
IEC 60664-1:2020.
6.2.2 Parasitic inductance (L )
p
– Purpose
To measure the parasitic inductance between two main terminals.
– Circuit diagram
See Figure 3.
– 16 – IEC 60747-15:2024 © IEC 2024

Key
DUT device under test T +T , for example IGBT (Single or Dual – shown – or branch of a three phase
1 2
arrangement), fast diode or MOSFET device
C main capacitor bank as reservoir
L load inductance, at least 100 times the parasitic inductance
L
L …L portions of parasitic inductance L
p1 pn p
I current probe
DUT
G voltage source to charge the capacitor
T DUT, top switch (sho
...