IEC TR 61189-5-506:2019
(Main)Test methods for electrical materials, printed boards and other interconnection structures and assemblies - Part 5-506: General test methods for materials and assemblies - An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501
Test methods for electrical materials, printed boards and other interconnection structures and assemblies - Part 5-506: General test methods for materials and assemblies - An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501
IEC TR 61189-5-506:2019(E) is an intercomparison supporting the development of IEC 61189-5-501 in relation to the SIR method. This document sets out to validate the introduction of a new 200-µm gap SIR pattern, and was benched marked against existing SIR gap patterns of 318 µm and 500 µm.
General Information
- Status
- Published
- Publication Date
- 25-Jun-2019
- Technical Committee
- TC 91 - Electronics assembly technology
- Drafting Committee
- WG 3 - TC 91/WG 3
- Current Stage
- PPUB - Publication issued
- Start Date
- 18-Jul-2019
- Completion Date
- 26-Jun-2019
Overview
IEC TR 61189-5-506:2019 is a Technical Report from the IEC that documents an intercomparison study to support the development of IEC 61189-5-501. The report validates the introduction of a fine-pitch 200‑µm gap SIR (surface insulation resistance) pattern for evaluating solder flux residues. The 200‑µm pattern was bench‑marked against existing SIR gap patterns of 318 µm and 500 µm using centrally prepared test boards and a standardized test protocol across multiple laboratories.
Key topics and technical requirements
- Purpose: validate a new fine‑pitch SIR pattern to better represent modern fine‑pitch assembly technology and to improve characterization of flux‑induced failure mechanisms.
- Test structure: test boards included three gap patterns (200 µm, 318 µm, 500 µm), each duplicated for six patterns per board.
- Intercomparison approach: seven laboratories in five countries participated; boards were fluxed centrally and tested using a defined protocol.
- Test procedure elements (described in the report):
- Sample preparation and standardized flux loading (rosin flux specified in the protocol).
- Thermal conditioning and handling prior to testing.
- Placement in a humidity chamber to simulate condensing/high‑humidity environments (results include tests at elevated humidity/temperature).
- Periodic resistance measurements to determine SIR over time.
- Data analysis and evaluation comparing 200‑µm performance against 318 µm and 500 µm patterns.
- Failure modes considered: sensitivity to electrochemical migration (ECM), corrosion, dendritic growth and other surface electrochemical failures at fine pitch.
Practical applications and who should use this standard
- PCB and electronics reliability engineers assessing flux residue risk and long‑term insulation reliability.
- Test laboratories performing SIR/ECM characterization and seeking a standardized, fine‑pitch test method.
- Flux manufacturers and formulators validating residue behavior on modern, high‑density assemblies.
- OEMs and contract manufacturers using fine‑pitch components (BGA, fine‑pitch connectors) who need representative reliability data.
- Standards developers and qualification labs integrating updated SIR patterns into quality and acceptance criteria.
Benefits:
- More representative SIR testing for contemporary fine‑pitch assemblies.
- Harmonized test protocol enabling cross‑lab comparability.
- Improved detection of ECM and corrosion risks at smaller electrode gaps.
Related Standards (if applicable)
- IEC 61189-5-501 - the SIR method for solder fluxes (this TR supports its development).
- The broader IEC 61189 series - test methods for electrical materials, printed boards and interconnection assemblies.
Keywords: IEC TR 61189-5-506:2019, SIR, surface insulation resistance, 200‑µm gap, fine‑pitch, solder flux, intercomparison, IEC 61189-5-501, electrochemical migration (ECM), test board.
IEC TR 61189-5-506:2019 - Test methods for electrical materials, printed boards and other interconnection structures and assemblies - Part 5-506: General test methods for materials and assemblies - An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501
Frequently Asked Questions
IEC TR 61189-5-506:2019 is a technical report published by the International Electrotechnical Commission (IEC). Its full title is "Test methods for electrical materials, printed boards and other interconnection structures and assemblies - Part 5-506: General test methods for materials and assemblies - An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501". This standard covers: IEC TR 61189-5-506:2019(E) is an intercomparison supporting the development of IEC 61189-5-501 in relation to the SIR method. This document sets out to validate the introduction of a new 200-µm gap SIR pattern, and was benched marked against existing SIR gap patterns of 318 µm and 500 µm.
IEC TR 61189-5-506:2019(E) is an intercomparison supporting the development of IEC 61189-5-501 in relation to the SIR method. This document sets out to validate the introduction of a new 200-µm gap SIR pattern, and was benched marked against existing SIR gap patterns of 318 µm and 500 µm.
IEC TR 61189-5-506:2019 is classified under the following ICS (International Classification for Standards) categories: 31.180 - Printed circuits and boards. The ICS classification helps identify the subject area and facilitates finding related standards.
IEC TR 61189-5-506:2019 is available in PDF format for immediate download after purchase. The document can be added to your cart and obtained through the secure checkout process. Digital delivery ensures instant access to the complete standard document.
Standards Content (Sample)
IEC TR 61189-5-506 ®
Edition 1.0 2019-06
TECHNICAL
REPORT
colour
inside
Test methods for electrical materials, printed boards and other interconnection
structures and assemblies –
Part 5-506: General test methods for materials and assemblies – An
intercomparison evaluation to implement the use of fine-pitch test structures for
surface insulation resistance (SIR) testing of solder fluxes in accordance with
IEC 61189-5-501
All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form
or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from
either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC
copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or
your local IEC member National Committee for further information.
IEC Central Office Tel.: +41 22 919 02 11
3, rue de Varembé info@iec.ch
CH-1211 Geneva 20 www.iec.ch
Switzerland
About the IEC
The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes
International Standards for all electrical, electronic and related technologies.
About IEC publications
The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the
latest edition, a corrigendum or an amendment might have been published.
IEC publications search - webstore.iec.ch/advsearchform Electropedia - www.electropedia.org
The advanced search enables to find IEC publications by a The world's leading online dictionary on electrotechnology,
variety of criteria (reference number, text, technical containing more than 22 000 terminological entries in English
committee,…). It also gives information on projects, replaced and French, with equivalent terms in 16 additional languages.
and withdrawn publications. Also known as the International Electrotechnical Vocabulary
(IEV) online.
IEC Just Published - webstore.iec.ch/justpublished
Stay up to date on all new IEC publications. Just Published IEC Glossary - std.iec.ch/glossary
details all new publications released. Available online and 67 000 electrotechnical terminology entries in English and
once a month by email. French extracted from the Terms and Definitions clause of
IEC publications issued since 2002. Some entries have been
IEC Customer Service Centre - webstore.iec.ch/csc collected from earlier publications of IEC TC 37, 77, 86 and
If you wish to give us your feedback on this publication or CISPR.
need further assistance, please contact the Customer Service
Centre: sales@iec.ch.
IEC TR 61189-5-506 ®
Edition 1.0 2019-06
TECHNICAL
REPORT
colour
inside
Test methods for electrical materials, printed boards and other interconnection
structures and assemblies –
Part 5-506: General test methods for materials and assemblies – An
intercomparison evaluation to implement the use of fine-pitch test structures for
surface insulation resistance (SIR) testing of solder fluxes in accordance with
IEC 61189-5-501
INTERNATIONAL
ELECTROTECHNICAL
COMMISSION
ICS 31.180 ISBN 978-2-8322-7083-7
– 2 – IEC TR 61189-5-506:2019 © IEC 2019
CONTENTS
FOREWORD . 4
INTRODUCTION . 6
1 Scope . 7
2 Normative references . 7
3 Terms and definitions . 7
4 Test board concept for intercomparison . 7
4.1 The need for a fine-pitch SIR pattern . 7
4.2 Test board design . 8
4.3 Test board fluxing . 9
5 Test procedure for intercomparison . 10
5.1 Sample preparation . 10
5.2 Preparation of samples for humidity chamber . 11
5.3 Placement of samples inside the humidity chamber . 11
5.4 Resistance measurements . 12
5.5 Evaluation of results . 12
5.6 Additional information . 12
6 Results . 12
Bibliography . 23
Figure 1 – TB144 . 9
Figure 2 – Connector arrangement . 11
Figure 3 – Sample orientation in test chamber . 12
Figure 4 – Participants (a to f) resistance measurements for the six test patterns on
the checker board . 13
Figure 5 – Participant A control boards . 13
Figure 6 – Participant A flux loaded boards . 14
Figure 7 – Participant B control boards . 14
Figure 8 – Participant B flux loaded boards . 14
Figure 9 – Participant C control boards . 15
Figure 10 – Participant C flux loaded boards . 15
Figure 11 – Participant D control boards . 15
Figure 12 – Participant D flux loaded boards . 16
Figure 13 – Participant E control boards . 16
Figure 14 – Participant E flux loaded boards . 16
Figure 15 – Participant F control boards . 17
Figure 16 – Participant F flux loaded boards . 17
Figure 17 – Participant G control boards . 17
Figure 18 – Participant G flux loaded boards . 18
Figure 19 – Participant D, and evidence of a fibre and the effect on the SIR . 18
Figure 20 – Participant E and evidence or corrosion shorting across the gap . 18
Figure 21 – Participant G and evidence of a water droplet and the resulting drop in
SIR and dendrite like failure . 19
Figure 22 – Participant G and a corrosion defect probably from a flux residue . 19
Figure 23 – Participant C dendrites and corrosions formed on all SIR patterns of all
fluxed samples tested at 85°C/85% . 19
Figure 24 – The average final SIR value for the control boards . 20
Figure 25 – The average final SIR value for the flux loaded boards . 20
Figure 26 – The average final SIR for flux-loaded patterns by participant . 21
Figure 27 – Final SIR plotted as ohm.squares . 21
Figure 28 – Ratio of the log Ω.square value to the 500-µm pattern . 22
Table 1 – SIR pattern information . 9
Table 2 – Flux to be used for SIR evaluation test . 10
Table 3 – Samples for SIR evaluation testing . 10
– 4 – IEC TR 61189-5-506:2019 © IEC 2019
INTERNATIONAL ELECTROTECHNICAL COMMISSION
____________
TEST METHODS FOR ELECTRICAL MATERIALS, PRINTED BOARDS AND
OTHER INTERCONNECTION STRUCTURES AND ASSEMBLIES –
Part 5-506: General test methods for materials and assemblies – An
intercomparison evaluation to implement the use of fine-pitch test
structures for surface insulation resistance (SIR) testing of solder fluxes
in accordance with IEC 61189-5-501
FOREWORD
1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising
all national electrotechnical committees (IEC National Committees). The object of IEC is to promote
international co-operation on all questions concerning standardization in the electrical and electronic fields. To
this end and in addition to other activities, IEC publishes International Standards, Technical Specifications,
Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as “IEC
Publication(s)”). Their preparation is entrusted to technical committees; any IEC National Committee interested
in the subject dealt with may participate in this preparatory work. International, governmental and non-
governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely
with the International Organization for Standardization (ISO) in accordance with conditions determined by
agreement between the two organizations.
2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international
consensus of opinion on the relevant subjects since each technical committee has representation from all
interested IEC National Committees.
3) IEC Publications have the form of recommendations for international use and are accepted by IEC National
Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC
Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any
misinterpretation by any end user.
4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications
transparently to the maximum extent possible in their national and regional publications. Any divergence
between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in
the latter.
5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity
assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any
services carried out by independent certification bodies.
6) All users should ensure that they have the latest edition of this publication.
7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and
members of its technical committees and IEC National Committees for any personal injury, property damage or
other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and
expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC
Publications.
8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is
indispensable for the correct application of this publication.
9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of
patent rights. IEC shall not be held responsible for identifying any or all such patent rights.
The main task of IEC technical committees is to prepare International Standards. However, a
technical committee may propose the publication of a Technical Report when it has collected
data of a different kind from that which is normally published as an International Standard, for
example "state of the art".
IEC/TR 61189-5-506, which is a technical report, has been prepared by IEC technical
committee 91: Electronics assembly technology.
The text of this Technical Report is based on the following documents:
Draft TR Report on voting
91/1500/DTR 91/1530A/RVDTR
Full information on the voting for the approval of this Technical Report can be found in the
report on voting indicated in the above table.
This document has been drafted in accordance with the ISO/IEC Directives, Part 2.
A list of all parts in the IEC 61189 series, published under the general title Test methods for
electrical materials, printed boards and other interconnection structures and assemblies, can
be found on the IEC website.
The committee has decided that the contents of this document will remain unchanged until the
stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to
the specific document. At this date, the document will be
• reconfirmed,
• withdrawn,
• replaced by a revised edition, or
• amended.
A bilingual version of this publication may be issued at a later date.
IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates
that it contains colours which are considered to be useful for the correct
understanding of its contents. Users should therefore print this document using a
colour printer.
– 6 – IEC TR 61189-5-506:2019 © IEC 2019
INTRODUCTION
This document addresses the development of IEC 61189-5-501 and the introduction of a fine-
pitch test pattern. The introduction of this pattern is needed to meet the need for IEC 61189-
5-501 to reflect current assembly technology. This document describes an intercomparison
that tests a new test pattern and benchmarks it to existing test patterns. The work validates
the introduction of the new fine-pitch test pattern.
It is well known that structures at fine pitches with flux residues are more susceptible to
corrosion issues and electrochemical migration (ECM) problems. Characterization of flux
residues in terms of ECM are commonly characterized using SIR testing. A key parameter of
the SIR test is the comb pattern used and gap between the electrodes. The current B24 and
B25 with their 500-µm and 318-µm gap patterns are not representative of fine pitches. It has
been proposed to use a 200-µm gap pattern, and this document describes an intercomparison
that validates the introduction of the 200-µm gap pattern.
This document describes an exercise that used a new test board that included the B24 and
B25 patterns with an additional 200-µm pattern, with each pattern duplicated, giving six
patterns in all on each test board. This work was motivated by an update to IEC 61189-5-501.
A protocol for the testing was developed that took a standardised test rosin flux and defined
the flux loading and thermal conditioning. Seven laboratories took part from five countries.
The test boards were prepared centrally and then tested in the seven laboratories, and the
results analysed to validate the usage of the 200-µm pattern. The document describes the
intercomparison and the data analysis.
TEST METHODS FOR ELECTRICAL MATERIALS, PRINTED BOARDS AND
OTHER INTERCONNECTION STRUCTURES AND ASSEMBLIES –
Part 5-506: General test methods for materials and assemblies – An
intercomparison evaluation to implement the use of fine-pitch test
structures for surface insulation resistance (SIR) testing of solder fluxes
in accordance with IEC 61189-5-501
1 Scope
This Technical Report is an intercomparison supporting the development of IEC 61189-5-501
in relation to the SIR method. This document sets out to validate the introduction of a new
200-µm gap SIR pattern, and was benched marked against existing SIR gap patterns of
318 µm and 500 µm.
2 Normative references
There are no normative references in this document.
3 Terms and definitions
No terms and definitions are listed in this document.
ISO and IEC maintain terminological databases for use in standardization at the following
addresses:
• IEC Electropedia: available at http://www.electropedia.org/
• ISO Online browsing platform: available at http://www.iso.org/obp
4 Test board concept for intercomparison
4.1 The need for a fine-pitch SIR pattern
The pursuit of higher quality and reliability leads to the requirement of proving that electronic
assemblies are not susceptible to electrochemical failure. Such robustness will lead to proven
lifetime performance in the field. Electrochemical failure can occur at the surface or sub-
surface, and in this paper we focus on surface failure phenomena and its characterisation.
Electrochemical failure needs three factors to be present simultaneously for a failure to occur:
a continuous water film, an applied electric filed, and soluble ionic material. Under condensing
conditions, a macroscopic water film will form and in most instances an uncoated assembly
will fail instantly. But for high humidity conditions, an invisible sub-micron water film will form
that will support low levels of conduction, and certainly no fast dramatic loss of isolation.
Applied electric fields can cause electrochemical failure, from 25V/mm and upwards, by
driving ions down an electric field. Ionic material is needed as pure water has very high
resistivity, hence dissolved ions increase conductivity and polarization at electrodes resulting
in corrosion at anodes. Sources of contamination can appear on the surface of the assembly
from the manufacturing process or the environment. If the contamination is water soluble and
dissociates to form ionic species, these ions migrate under an electric field.
It is of course of interest as to what ionic materials are present, but more importantly, the
question is what will be the impact of these residues or contamination. The industry many
years ago developed the basis of the “Surface Insulation Resistance” test, which applies an
– 8 – IEC TR 61189-5-506:2019 © IEC 2019
electrical bias across an interdigitated comb in a damp heat environment at elevated
temperatures and measures the resistance stability. This test is a simulation of what will
happen in the field, and hence the outcome is relevant to that performance. The IPC TM650
2.6.3.3, 2.6.3.6 and 2.6.3.7 describe the SIR test for various applications, providing various
test geometries and voltage conditions. The B24 has a 500-µm gap in the comb pattern, and
this is typically a lot greater than the minimum distances found on high-density circuit
assemblies, where the gap can easily be down to 200 µm and below. The B24 was proposed
circa 1990 and reflected the needs of those days, and of course since then there has been a
move to finer pitches. At finer gaps, the electrochemical behaviour can accelerate and is
sensitive to the applied electric field (see NPL work from 2000). In this work, it was shown for
certain residues that as the test voltage dropped, so did the measured resistance, hence the
electrochemical pathway did not behave in a simple ohmic manner. A conclusion of this work
was that the gap in the SIR pattern and the applied voltage should be representative of the
intended use environment. Hence, within IPC 2.6.3.7 there is a recommendation to use a 200-
µm pattern with a 25V/mm field strength. No SIR pattern is given there. However, within the
IPC-B-52 there are 200-µm SIR patterns used, specifically below the QFP devices.
Therefore, there is a strong i
...










Questions, Comments and Discussion
Ask us and Technical Secretary will try to provide an answer. You can facilitate discussion about the standard in here.
Loading comments...